
#### **FEATURES**

- Single-Slot Switch: SNP1x11
   Dual-Slot Switches: SNP2x31, SNP2x41, SNP2x61
- Fast Current Limit Response Time
- Fully Integrated VCC and VPP Switching for 3.3 V, 5 V, and 12 V (no 12 V on SNP2x31)
- Meets Current PC Card <sup>™</sup> Standards
- V<sub>pp</sub> Output Selection Independent of V<sub>CC</sub>
- 12-V and 5-V Supplies Can Be Disabled
- TTL-Logic Compatible Inputs
- Short-Circuit and Thermal Protection
- 24-Pin HTSSOP, 24- or 30-Pin SSOP
- 140-μA (Typical) Quiescent Current from 3.3-V Input
- Break-Before-Make Switching
- Power-On Reset
- -40°C to 85°C Operating Ambient Temperature Range

#### **APPLICATIONS**

- Notebook and Desktop Computers
- Bar Code Scanners
- Digital Cameras
- Set-Top Boxes
- PDAs

#### SNP2x31, SNP2x41 DB OR PWP PACKAGE (TOP VIEW)



NC - No internal connection

† Pin 7 and 20 are NC for SNP2x31.

#### DESCRIPTION

The SNP2x31, SNP2x41, and SNP2x61 CardBus<sup>TM</sup> power-interface switches provide an integrated power-management solution for two PC Card sockets. The SNP1x21 is a single-slot option for this family of devices. These devices allow the controlled distribution of 3.3 V, 5 V, and 12 V to each card slot. The current-limiting and thermal-protection features eliminate the need for fuses. Current-limit reporting helps the user isolate a system fault. The switch  $r_{DS(on)}$  and current-limit values have been set for the peak and average current requirements stated in the PC Card specification, and optimized for cost.

This family of devices support independent VPP/VCC switching. A shutdown mode is supported independently on SHDN as well as in the serial interface. Optimized for lower power implementation, the SNP2x31 does not support 12-V switching to VPP.

#### **AVAILABLE OPTIONS**

TA		PACKAGED DEVICES						
	PLAS	TIC SMALL OUT	TLINE	PowerPAD™ PLASTIC SMALL OUTLINE				
	DB-24		DB-30	(PWP				
-40°C to 85°C	SNP2x31DB, SNP2x41DB	SNP1x21DB	SNP2x61DB	SNP2x31PWP, SNP2x41PWP	SNP1x21PWP			

<sup>†</sup> The DB and PWP packages are also available taped and reeled. Add R suffix to device type (e.g., SNP2x31PWPR) for taped and reeled.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

CardBus and PC Card are trademarks of PCMCIA (Personal Computer Memory Card International Association).



#### functional block diagram of SNP2x31, SNP2x41 SNP2x61 (See Note A)




NOTES: A. Diagram shown for 24-pin DB package.

- B. Current sense
- C. The two 12-V pins must be externally connected.
- D. No connections for SNP2x31.




#### functional block diagram of SNP1x21



NOTES: E. Current sense

F. The two 12-V pins must be externally connected.

#### pin assignments





# SNP1x21, SNP2x31, SNP2x41, SNP2x61 CARDBUS POWER-INTERFACE SWITCHES FOR SERIAL PCMCIA CONTROLLERS SLVS511 - JULY 2004

#### **Terminal Functions**

	TERMINAL				TERMINAL					
		NO	).		I/O	DESCRIPTION				
NAME	SNP1X21	SNP2X31	SNP2X41	SNP2X61						
3.3V	13	13, 14	13, 14	15, 16, 17	Ι	3.3-V input for card power and chip power				
5V	1, 2	1, 2, 24	1, 2, 24	1, 2, 30	- 1	5-V input for card power				
12V	7, 20	NA	7, 20	7, 24	ı	12-V input for card power (xVPP). The two 12-V pins must be externally connected.				
AVCC	9, 10	9, 10	9, 10	9, 10, 11	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card				
AVPP	8	8	8	8	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable to SNP2x31)				
BVCC		17, 18	17, 18	20, 21, 22	0	Switched output that delivers 3.3 V, 5 V, ground or high impedance to card				
BVPP		19	19	23	0	Switched output that delivers 3.3 V, 5 V, 12 V, ground or high impedance to card (12 V not applicable for SNP2x31)				
GND	11	11	11	12		Ground				
<del>oc</del>	15	15	15	18	0	Open-drain overcurrent reporting output that goes low when an overcurrent condition exists. An external pullup is required.				
SHDN	21	21	21	25	ı	Hi-Z (open) all switches. Identical function to serial D8. Asynchronous active-low command, internal pullup				
RESET	12	12	12	14	ı	Logic-level RESET input active low. Asynchronous active-low command, internal pullup				
CLOCK	4	4	4	4	I	Logic-level clock for serial data word				
DATA	3	3	3	3	I	Logic-level serial data word				
LATCH	5	5	5	5	I	Logic-level latch for serial data word, internal pulldown				
NC	6, 14, 16, 17, 18, 19, 22, 23, 24	6, 7, 16, 20, 22, 23	6, 16, 22, 23	6, 13, 19, 26, 27, 28, 29		No internal connection				



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Input voltage range for card power: V <sub>I(3.3V)</sub>	–0.3 V to 5.5 V
V <sub>I(5V)</sub>	–0.3 V to 5.5 V
V <sub>I(12V)</sub> <sup>‡</sup>	0.3 V to 14 V
Logic input/output voltage	
Output voltage: V <sub>O(xVCC)</sub>	
V <sub>O(xVPP)</sub> ······	
Continuous total power dissipation	
Output current: I <sub>O(xVCC)</sub>	Internally Limited
I <sub>O(xVPP)</sub>	Internally Limited
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 100°C
Storage temperature range, T <sub>STG</sub>	–55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds)	260°C
OC sink current	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKA	GE§	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DD	24	890 mW	8.9 mW/°C	489 mW	356 mW
DB	30	1095 mW	10.95 mW/°C	602 mW	438 mW
PWP	24	3322 mW	33.22 mW/°C	1827 mW	1329 mW

<sup>§</sup> These devices are mounted on an JEDEC low-k board (2-oz. traces on surface).

#### recommended operating conditions

		MIN	MAX	UNIT
	V <sub>I(3.3V)</sub> ¶	3	3.6	
Input voltage, $V_{1(3.3V)}$ is required for all circuit operations. 5V and 12V are only required for their respective functions.	V <sub>I</sub> (5V)	3	5.5	V
12 v are only required for their respective functions.	V <sub>I(12V)</sub> ‡	7	13.5	
Output summed I	$I_{O(xVCC)}$ at $T_J = 100^{\circ}C$		1	Α
Output current, IO	$I_{O(XVPP)}$ at $T_J = 100^{\circ}C$		100	mA
Clock frequency, f(clock)			2.5	MHz
	Data	200		
Poles deserves	Latch	250		
Pulse duration, t <sub>W</sub>	Clock	100		ns
	Reset	100		
Data-to-clock hold time, th (see Figure 2)		100		ns
Data-to-clock setup time, t <sub>SU</sub> (see Figure 2)		100		ns
Latch delay time, t <sub>d(latch)</sub> (see Figure 2)		100		ns
Clock delay time, t <sub>d(clock)</sub> (see Figure 2)		250		ns
Operating virtual junction temperature, T <sub>J</sub> (maximum to be calcula	ted at worst case P <sub>D</sub> at 85°C ambient)	-40	100	°C

Not applicable for SNP2x31



<sup>‡</sup> Not applicable for SNP2x31

<sup>¶</sup> It is understood that for  $V_{I(3.3V)}$ < 3 V, voltages within the absolute maximum ratings applied to pin 5V or pin 12V do not damage the IC.

### SNP1x21, SNP2x31, SNP2x41, SNP2x61 CARDBUS POWER-INTERFACE SWITCHES FOR SERIAL PCMCIA CONTROLLERS

SLVS511 - JULY 2004

electrical characteristics,  $T_J$  = 25°C,  $V_{I(5V)}$  = 5 V,  $V_{I(3.3V)}$  = 3.3 V,  $V_{I(12V)}$  = 12 V (not applicable for SNP2x31), all outputs unloaded (unless otherwise noted)

#### power switch

	PAF	RAMETER		TEST CONDITIONS	i†	MIN	TYP	MAX	UNIT	
		0.01/11/00./		I <sub>O</sub> = 750 mA each			85	110		
		3.3V to xVCC, (see Note 1)		I <sub>O</sub> = 750 mA each, T <sub>J</sub> = 100°C	;		110	140	<b>~</b> 0	
	Static	5)//>/OO / No	-1-4\	I <sub>O</sub> = 500 mA each			95	130	mΩ	
	drain-source	5V to xVCC, (see No	ote 1)	I <sub>O</sub> = 500 mA each, T <sub>J</sub> = 100°C	)		120	160		
rDS(on)	on-state	3.3V or 5V to xVPP,		I <sub>O</sub> = 50 mA each			0.8	1		
	resistance	(see Note 1)		$I_O = 50 \text{ mA each},  T_J = 100^{\circ}\text{C}$			1	1.3	Ω	
		12V to xVPP, (see N	lote 1)	I <sub>O</sub> = 50 mA each			2	2.5	52	
		12 10 XVIII , (See IV	1016 1)	$I_O = 50 \text{ mA each}, T_J = 100^{\circ}\text{C}$			2.5	3.4		
	Output discharge	Discharge at xVCC		I <sub>O(disc)</sub> = 1 mA		0.5	0.7	1	kΩ	
	resistance	Discharge at xVPP		IO(disc) = 1 mA		0.2	0.4	0.5	K52	
				Limit (steady-state value),	los(xVCC)	1	1.4	2	Α	
	Short-circuit output current		output powered into a short circuit		120	200	300	mA		
los			Limit (steady-state value), output powered into a short circuit, $T_J = 100^{\circ}C$ IOS(xV		1	1.4	2	Α		
					120	200	300	mA		
	Thermal shutdown	Thermal trip point, T	J	Rising temperature		135				
	temperature (see Note 1)	Hysteresis, TJ					10		°C	
		esponse time (see No	te 2 and	5V to xVCC = 5 V, with 100-mΩ short to GND		10			μs	
	Note 3)			5V to xVPP = 5 V, with 100-m $\Omega$	short to GND		3		μο	
			I <sub>I</sub> (3.3V)				140	200		
		Normal operation	I <sub>I(5V)</sub>	$V_O(xVCC) = V_O(xVPP) = 3.3 V$ also for RESET = 0 V	and		8	12		
l.	Input		I <sub>I(12V)</sub>	also for REGET = 0 V			100	180		
i <sub>l</sub>	Current.		I <sub>I(3.3V)</sub>				0.3	2	μΑ	
1		Shutdown mode	I <sub>I(5V)</sub>	$V_O(xVCC) = V_O(xVPP) = Hi-z$			0.1	2		
			I <sub>I(12V)</sub>				0.3	2		
	Leakage			$V_{O(xVCC)} = 5 V$				10		
luca	current,	Shutdown mode		V <sub>I(5V)</sub> = V <sub>I(12V)</sub> = 0 V	T <sub>J</sub> = 100°C			50	μΑ	
llkg	output off	Shuraown mode		$V_{O(xVPP)} = 12 V$				10	μΑ	
	state			$V_{I(5V)} = V_{I(12V)} = 0 V$	T <sub>J</sub> = 100°C			50		

† Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately. NOTES: 1. SNP2x31, SNP2x41, SNP2x61: two switches on. SNP1x21: one switch on.

- 2. Specified by design; not tested in production.
- 3. From application of short to 110% of final current limit.



electrical characteristics,  $T_J$  = 25°C,  $V_{I(5V)}$  = 5 V,  $V_{I(3.3V)}$  = 3.3 V,  $V_{I(12V)}$  = 12 V (not applicable for SNP2x31), all outputs unloaded (unless otherwise noted) (continued)

#### logic section (CLOCK, DATA, LATCH, RESET, SHDN, OC)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		I (and Male O)	RESET = 5.5 V	-1		1	
		I <sub>I(/RESET)</sub> (see Note 3)	RESET = 0 V	-30	-20	-10	
		(and Note 2)	SHDN = 5.5 V	-1		1	
Ц	Input current, logic	I <sub>I(/SHDN)</sub> (see Note 3)	SHDN = 0 V	-50		-3	μΑ
		Lucy (and Note 2)	LATCH = 5.5 V			50	
		I <sub>I(LATCH)</sub> (see Note 3)	LATCH = 0 V	-1		1	
		I(CLOCK, DATA)	0 V to 5.5 V	-1		1	
VIH	High-level input voltage, logic			2			V
V <sub>IL</sub>	Low-level input voltage, logic					0.8	V
V <sub>O(sat)</sub>	Output saturation voltage at C	OC	$I_O = 2 \text{ mA}$		0.14	0.4	V
l <sub>lkg</sub>	Leakage current at OC		V <sub>O(/OC)</sub> = 5.5 V		0	1	μΑ

NOTE 3: LATCH has low-current pulldown. RESET and SHDN have low-current pullup.

#### **UVLO and POR (power-on reset)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>I(3.3V)</sub>	Input voltage at 3.3V pin, UVLO	3.3-V level below which all switches are Hi-Z	2.4	2.7	2.9	V
V <sub>hys</sub> (3.3V)	UVLO hysteresis voltage at VA (see Note 1)			100		mV
V <sub>I(5V)</sub>	Input voltage at 5V pin, UVLO	5-V level below which only 5V switches are Hi-Z	2.3	2.5	2.9	V
V <sub>hys(5V)</sub>	UVLO hysteresis voltage at 5V (see Note 1)			100		mV
<sup>t</sup> df	Delay time for falling response, UVLO (see Note 1)	Delay from voltage hit (step from 3 V to 2.3 V) to Hi-Z control (90% V <sub>G</sub> to GND)		4		μs
V <sub>I</sub> (POR)	Input voltage, power-on reset (see Note 1)	3.3-V voltage below which POR is asserted causing a RESET internally with all line switches open and all discharge switches closed.			1.7	V

NOTE 1: Specified by design; not tested in production.



### SNP1x21, SNP2x31, SNP2x41, SNP2x61 CARDBUS POWER-INTERFACE SWITCHES FOR SERIAL PCMCIA CONTROLLERS

SLVS511 - JULY 2004

# switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C, $V_{I(3.3V)}$ = 3.3 V, $V_{I(5V)}$ = 5 V, $V_{I(12)}$ = 12 V (not applicable for SNP2x31) all outputs unloaded (unless otherwise noted)

	PARAMETER†	LOAD CONDITION	TEST CONDITION	s‡	MIN TYP	MAX	UNIT
		$C_{L(XVCC)} = 0.1 \mu F,$ $C_{L(XVPP)} = 0.1 \mu F,$	VO(xVCC) = 5 V		0.9		
	Output rise times (see Note 1)	$I_{O(xVCC)} = 0 A,$ $I_{O(xVPP)} = 0 A$	V <sub>O(x</sub> VPP) = 12 V		0.26		ms
t <sub>r</sub>	Output lise times (see Note 1)	$C_{L(XVCC)} = 150 \mu F,$ $C_{L(XVPP)} = 10 \mu F,$	VO(xVCC) = 5 V		1.1		1115
		$I_{O(xVCC)} = 0.75 \text{ A},$ $I_{O(xVPP)} = 50 \text{ mA}$	V <sub>O(xVPP)</sub> = 12 V		0.6		
		$C_{L(XVCC)} = 0.1 \mu F,$ $C_{L(XVPP)} = 0.1 \mu F,$	VO(xVCC) = 5 V, Discharge switches ON		0.5		
+.	Output fall times (see Note 1)	$I_{O(xVCC)} = 0 A,$ $I_{O(xVPP)} = 0 A$	V <sub>O(xVPP)</sub> = 12 V, Discharge switches ON		0.2		ms
tf	Output fail tilles (see Note 1)	C <sub>L(xVCC)</sub> = 150 μF, C <sub>L(xVPP)</sub> = 10 μF,	$V_{O(xVCC)} = 5 V$		2.35		1115
		$I_{O(xVCC)} = 0.75 \text{ A},$ $I_{O(xVPP)} = 50 \text{ mA}$	V <sub>O(xVPP)</sub> = 12 V		3.9		
			Latch↑ to xVPP (12 V)§	<sup>t</sup> pdon	2		
				t <sub>pdoff</sub>	0.62		
		C <sub>L(xVCC)</sub> = 0.1 μF, C <sub>L(xVPP)</sub> = 0.1 μF,	Latch <sup>↑</sup> to xVPP (5 V)	tpdon	0.77		
				tpdoff	0.51		
			Latch↑ to xVPP (3.3 V)	tpdon	0.75		ms
		$I_{O(xVCC)} = 0 A,$	Latch↑ to xVCC (5 V)  Latch↑ to xVCC (3.3V)	<sup>t</sup> pdoff	0.52		IIIS
		$I_{O(XVPP)} = 0 A$		<sup>t</sup> pdon	0.3		
				<sup>t</sup> pdoff	2.5		
				tpdon	0.3		
	Propagation delay times		Laterr to xVCC (3.3V)	t <sub>pdoff</sub>	2.8		
<sup>t</sup> pd	(see Note 1)		Latch↑ to xVPP (12 V)§	<sup>t</sup> pdon	2.2		
			Later to XVFF (12 V)3	<sup>t</sup> pdoff	0.8		
			Latch↑ to xVPP (5 V)	t <sub>pdon</sub>	0.8		
		C <sub>L(xVCC)</sub> = 150 μF,	Laten to XVPP (5 V)	tpdoff	0.6		ms
		$C_{L(xVPP)} = 10 \mu F$	Latch↑ to xVPP (3.3 V)	tpdon	0.8		
		$I_{O(xVCC)} = 0.75 A,$	Later to XVPP (3.3 V)	<sup>t</sup> pdoff	0.6		
		$I_{O(XVPP)} = 50 \text{ mA}$	Latab to vVCC (EV)	t <sub>pdon</sub>	0.6		
			Latch↑ to xVCC (5 V)	<sup>t</sup> pdoff	2.5		
			Latch↑ to xVCC (3.3V)	tpdon	0.5		
			Later to XVCC (3.3V)	tpdoff	2.6		

<sup>†</sup> Refer to Parameter Measurement Information in Figure 1.


NOTE 1: Specified by design; not tested in production.



<sup>‡</sup> No card inserted, assumes a 0.1-μF output capacitor (see Figure 1).

<sup>§</sup> Not applicable for SNP2x31

#### PARAMETER MEASUREMENT INFORMATION




**VOLTAGE WAVEFORMS** 

Figure 1. Test Circuits and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION



NOTE: Data is clocked in on the positive edge of the clock. The positive edge of the latch signal should occur before the next positive edge of the clock. For definition of D0 to D10, see the control logic table.

Figure 2. Serial-Interface Timing for SNP2x61

#### **Table of Graphs**

		FIGURE
Short-circuit response, short applied to powered-on 5-V xVCC-switch output	vs Time	3
Short-circuit response, short applied to powered-on 12-V xVPP-switch output	vs Time	4
OC response with ramped overcurrent-limit load on 5-V xVCC-switch output	vs Time	5
OC response with ramped overcurrent-limit load on 12-V xVPP-switch output	vs Time	6
xVCC Turnon propagation delay time ( $C_L = 150 \mu F$ )	vs Junction temperature	7
xVCC Turnoff propagation delay time ( $C_L = 150 \mu F$ )	vs Junction temperature	8
xVPP Turnon propagation delay time ( $C_L = 10 \mu F$ )	vs Junction temperature	9
xVPP Turnoff propagation delay time ( $C_L = 10 \mu F$ )	vs Junction temperature	10
xVCC Turnon propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	11
xVCC Turnoff propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	12
xVPP Turnon propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	13
xVPP Turnoff propagation delay time (T <sub>J</sub> = 25°C)	vs Load capacitance	14
xVCC Rise time ( $C_L = 150 \mu\text{F}$ )	vs Junction temperature	15
xVCC Fall time ( $C_L = 150 \mu F$ )	vs Junction temperature	16
xVPP Rise time ( $C_L = 10 \mu F$ )	vs Junction temperature	17
xVPP Fall time ( $C_L = 10 \mu F$ )	vs Junction temperature	18
xVCC Rise time $(T_J = 25^{\circ}C)$	vs Load capacitance	19
xVCC Fall time ( $T_J = 25^{\circ}C$ )	vs Load capacitance	20
xVPP Rise time $(T_J = 25^{\circ}C)$	vs Load capacitance	21
xVPP Fall time ( $T_J = 25$ °C)	vs Load capacitance	22



#### PARAMETER MEASUREMENT INFORMATION




Figure 3. Short-Circuit Response, Short Applied to Powered-on 5-V xVCC-Switch Output




Figure 5. OC Response With Ramped Overcurrent-Limit Load on 5-V xVCC-Switch Output

t - Time - ms




Figure 4. Short-Circuit Response, Short
Applied to Powered-on 12-V
xVPP-Switch Output





Figure 6. OC Response With Ramped Overcurrent-Limit Load on 12-V xVPP-Switch Output




#### PARAMETER MEASUREMENT INFORMATION

# TURNON PROPAGATION DELAY TIME, xVCC




### TURNOFF PROPAGATION DELAY TIME, xVCC




#### Figure 8

# TURNON PROPAGATION DELAY TIME, xVPP




### TURNOFF PROPAGATION DELAY TIME, xVPP





#### PARAMETER MEASUREMENT INFORMATION

#### TURNON PROPAGATION DELAY TIME, XVCC



### TURNOFF PROPAGATION DELAY TIME, xVCC






Figure 12

# TURNON PROPAGATION DELAY TIME, xVPP vs



# TURNOFF PROPAGATION DELAY TIME, xVPP vs





#### PARAMETER MEASUREMENT INFORMATION





Figure 15



**FALL TIME, xVCC JUNCTION TEMPERATURE** 2.41 xVCC = 5 VI<sub>O</sub> = 0.75 A 2.4  $C_L = 150 \mu F$ tf - Fall Time xVCC - ms 2.39 2.38 2.37 2.36 2.35 2.34 . -50 10 -20 40 70 100

FALL TIME, xVPP

Figure 16

T<sub>J</sub> - Junction Temperature - °C





Figure 18





**FALL TIME, xVCC** 


SLVS511 - JULY 2004

#### PARAMETER MEASUREMENT INFORMATION










### TYPICAL CHARACTERISTICS

#### **Table of Graphs**


			FIGURE
	Input current, xVCC = 3.3 V		23
lį	Input current, xVCC = 5 V	vs Junction temperature	24
	Input current, xVPP = 12 V		25
rDS(on)	Static drain-source on-state resistance, 3.3 V to xVCC switch		26
	Static drain-source on-state resistance, 5 V to xVCC switch	vs Junction temperature	27
	Static drain-source on-state resistance, 12 V to xVPP switch		28
	xVCC switch voltage drop, 3.3-V input		29
Vo	xVCC switch voltage drop, 5-V input	vs Load current	30
	xVPP switch voltage drop, 12-V input		31
	Short-circuit current limit, 3.3 V to xVCC		32
los	Short-circuit current limit, 5 V to xVCC	vs Junction temperature	33
	Short-circuit current limit, 12 V to xVPP		34








#### INPUT CURRENT, xVCC = 5 V








STATIC DRAIN-SOURCE ON-STATE RESISTANCE,

#### **TYPICAL CHARACTERISTICS**







Figure 26

10


-20

#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE, **5 V TO xVCC SWITCH**



#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE, 12 V TO xVPP SWITCH


T<sub>.</sub>I - Junction Temperature - °C







100

#### **TYPICAL CHARACTERISTICS**






# xVPP SWITCH VOLTAGE DROP, 12-V INPUT VS




# SHORT-CIRCUIT CURRENT LIMIT, 3.3 V TO xVCC vs




#### **TYPICAL CHARACTERISTICS**

# SHORT-CIRCUIT CURRENT LIMIT, 5 V TO xVCC vs



#### SHORT-CIRCUIT CURRENT LIMIT, 12 V TO xVPP





#### APPLICATION INFORMATION

#### overview

PC Cards were initially introduced as a means to add flash memory to portable computers. The idea of add-in cards quickly took hold, and modems, wireless LANs, global positioning satellite system (GPS), multimedia, and hard-disk versions were soon available. As the number of PC Card applications grew, the engineering community quickly recognized the need for a standard to ensure compatibility across platforms. To this end, the PCMCIA (Personal Computer Memory Card International Association) was established, comprising members from leading computer, software, PC Card, and semiconductor manufacturers. One key goal was to realize the plug-and-play concept, so that cards and hosts from different vendors would be transparently compatible.

#### PC Card power specification

System compatibility also means power compatibility. The most current set of specifications (PC Card Standard) set forth by the PCMCIA committee states that power is to be transferred between the host and the card through eight of the 68 terminals of the PC Card connector. This power interface consists of two  $V_{CC}$ , two  $V_{pp}$ , and four ground terminals. Multiple  $V_{CC}$  and ground terminals minimize connector-terminal and line resistance. The two  $V_{pp}$  terminals were originally specified as separate signals, but are normally tied together in the host to form a single node to minimize voltage losses. Card primary power is supplied through the  $V_{CC}$  terminals; flash-memory programming and erase voltage is supplied through the  $V_{pp}$  terminals. Cardbus cards of today typically do not use 12 V, which is now more of an optional requirement in the host.

#### designing for voltage regulation

The current PCMCIA specification for output voltage regulation,  $V_{O(reg)}$ , of the 5-V output is 5% (250 mV). In a typical PC power-system design, the power supply has an output-voltage regulation,  $V_{PS(reg)}$ , of 2% (100 mV). Also, a voltage drop from the power supply to the PC Card results from resistive losses,  $V_{PCB}$ , in the PCB traces and the PCMCIA connector. A typical design would limit the total of these resistive losses to less than 1% (50 mV) of the output voltage. Therefore, the allowable voltage drop,  $V_{DS}$ , for the SNP1x21, SNP2x31, SNP2x41, and SNP2x61 would be the PCMCIA voltage regulation less the power supply regulation and less the PCB and connector resistive drops:

$$V_{DS} = V_{O(reg)} - V_{PS(reg)} - V_{PCB}$$

Typically, this would leave 100 mV for the allowable voltage drop across the 5-V switch. The specification for output voltage regulation of the 3.3-V output is 300 mV; therefore, using the same equation by deducting the voltage drop percentages (2%) for power-supply regulation and PCB resistive loss (1%), the allowable voltage drop for the 3.3-V switch is 200 mV. The voltage drop is the output current multiplied by the switch resistance of the device. Therefore, the maximum output current, I<sub>O</sub> max, that can be delivered to the PC Card in regulation is the allowable voltage drop across the IC, divided by the output-switch resistance.

$$I_{O}^{max} = \frac{V_{DS}}{r_{DS(on)}}$$

The xVCC outputs have been designed to deliver the peak and average currents defined by the PC Card specification within regulation over the operating temperature range. The xVPP outputs of the device have been designed to deliver 100 mA continuously.



#### APPLICATION INFORMATION

#### overcurrent and overtemperature protection

PC Cards are inherently subject to damage that can result from mishandling. Host systems require protection against short-circuited cards that could lead to power-supply or PCB trace damage. Even extremely robust systems could undergo rapid battery discharge into a damaged PC Card, resulting in the rather sudden and unacceptable loss of system power. The reliability of fused systems is poor, in comparison, as blown fuses require troubleshooting and repair, usually by the manufacturer.

The SNP1x21, SNP2x31, SNP2x41, and SNP2x61 take a two-pronged approach to overcurrent protection, which is designed to activate if an output is shorted or when an overcurrent condition is present when switches are powered up. First, instead of fuses, sense FETs monitor each of the xVCC and xVPP power outputs. Unlike sense resistors or polyfuses, these FETs do not add to the series resistance of the switch; therefore voltage and power losses are reduced. Overcurrent sensing is applied to each output separately. Excessive current generates an error signal that limits the output current of only the affected output, preventing damage to the host. Each xVCC output overcurrent limits from 1 A to 2.2 A, typically around 1.6 A; the xVPP outputs limit from 100 mA to 250 mA, typically around 200 mA.

Second, when an overcurrent condition is detected, the SNP1x21, SNP2x31, SNP2x41, and SNP2x61 assert an active low  $\overline{OC}$  signal that can be monitored by the microprocessor or controller to initiate diagnostics and/or send the user a warning message. If an overcurrent condition persists, causing the IC to exceed its maximum junction temperature, thermal-protection circuitry activates, shutting down all power outputs until the device cools to within a safe operating region, which is ensured by a thermal shutdown hysteresis. Thermal limiting prevents destruction of the IC from overheating beyond the package power-dissipation ratings.

During power up, the devices control the rise times of the xVCC and xVPP outputs and limit the inrush current into a large load capacitance, faulty card, or connector.

#### 12-V supply not required

Some PC Card switches use the externally supplied 12 V to power gate drive and other chip functions, which requires that power be present at all times. The SNP1x21, SNP2x41 and SNP2x61 offer considerable power savings by using an internal charge pump to generate the required higher gate drive voltages from the 3.3-V input. Therefore, the external 12-V supply can be disabled except when needed by the PC Card in the slot, thereby extending battery lifetime. A special feature in the 12-V circuitry actually helps to reduce the supply current demanded from the 3.3-V input. When 12 V is supplied and requested at the VPP output, a voltage selection circuit will draw the charge-pump drive current for the 12-V FETs from the 12-V input. This selection is automatic and effectively reduces demand fluctuations on the normal 3.3-V VCC rail. For proper operation of this feature, a minimum 3.3-V input capacitance of 4.7  $\mu$ F is recommended, and a minimum 12-V input ramp-up rate of 12 V/50 ms (240 V/s) is required. Additional power savings are realized during a software shutdown in which quiescent current drops to a maximum of 1  $\mu$ A.

#### voltage-transitioning requirement

PC Cards, like portables, are migrating from 5 V to 3.3 V to minimize power consumption, optimize board space, and increase logic speeds. The SNP1x21, SNP2x31, SNP2x41, and SNP2x61 meet all combinations of power delivery as currently defined in the PCMCIA standard. The latest protocol accommodates mixed 3.3-V/5-V systems by first powering the card with 5 V, then polling it to determine its 3.3-V compatibility. The PCMCIA specification requires that the capacitors on 3.3-V-compatible cards be discharged to below 0.8 V before applying 3.3-V power. This action ensures that sensitive 3.3-V circuitry is not subjected to any residual 5-V charge and functions as a power reset. PC Card specification requires that V<sub>CC</sub> be discharged within 100 ms. PC Card resistance cannot be relied on to provide a discharge path for voltages stored on PC Card capacitance because of possible high-impedance isolation by power-management schemes. The devices include discharge transistors on all xVCC and xVPP outputs to meet the specification requirement.



#### **APPLICATION INFORMATION**

#### shutdown mode

In the shutdown mode, which can be controlled by  $\overline{SHDN}$  or bit D8 of the input serial DATA word, each of the xVCC and xVPP outputs is forced to a high-impedance state. In this mode, the chip quiescent current is reduced to 1  $\mu$ A or less to conserve battery power.

#### power-supply considerations

These switches have multiple pins for each 3.3-V (except for SNP1x21) and 5-V power input and for the switched xVCC outputs. Any individual pin can conduct the rated input or output current. Unless all pins are connected in parallel, the series resistance is higher than that specified, resulting in increased voltage drops and power loss. It is recommended that all input and output power pins be paralleled for optimum operation.

To increase the noise immunity of the SNP1x21, SNP2x31, SNP2x41, and SNP2x61, the power-supply inputs should be bypassed with at least a 4.7- $\mu$ F electrolytic or tantalum capacitor paralleled by a 0.047- $\mu$ F to 0.1- $\mu$ F ceramic capacitor. It is strongly recommended that the switched outputs be bypassed with a 0.1- $\mu$ F (or larger) ceramic capacitor; doing so improves the immunity of the IC to electrostatic discharge (ESD). Care should be taken to minimize the inductance of PCB traces between the devices and the load. High switching currents can produce large negative voltage transients, which forward biases substrate diodes, resulting in unpredictable performance. Similarly, no pin should be taken below -0.3 V.

#### **RESET** input

To ensure that cards are in a known state after power brownouts or system initialization, the PC Cards should be reset at the same time as the host by applying low-impedance paths from xVCC and xVPP terminals to ground. A low-impedance output state allows discharging of residual voltage remaining on PC Card filter capacitance, permitting the system (host and PC Cards) to be powered up concurrently. The active low  $\overline{\text{RESET}}$  input closes internal ground switches S1, S4, S7, and S11 with all other switches left open. The SNP1x21, SNP2x31, SNP2x41, and SNP2x61 remain in the low-impedance output state until the signal is deasserted and further data is clocked in and latched. The input serial data cannot be latched during reset mode.  $\overline{\text{RESET}}$  is provided for direct compatibility with systems that use an active-low reset voltage supervisor. The  $\overline{\text{RESET}}$  pin has an internal 150-k $\Omega$  pullup resistor.

#### calculating junction temperature

The switch resistance,  $r_{DS(on)}$ , is dependent on the junction temperature,  $T_J$ , of the die. The junction temperature is dependent on both  $r_{DS(on)}$  and the current through the switch. To calculate  $T_J$ , first find  $r_{DS(on)}$  from Figures 26 through 28, using an initial temperature estimate about 30°C above ambient. Then calculate the power dissipation for each switch, using the formula:

$$P_D = r_{DS(on)} \times I^2$$

Next, sum the power dissipation of all switches and calculate the junction temperature:

$$\mathsf{T}_{\mathsf{J}} = \left( \sum \mathsf{P}_{\mathsf{D}} \times \mathsf{R}_{\mathsf{\theta} \mathsf{J} \mathsf{A}} \right) + \mathsf{T}_{\mathsf{A}}$$

where:

 $R_{\theta,JA}$  is the inverse of the derating factor given in the dissipation rating table.

Compare the calculated junction temperature with the initial temperature estimate. If the temperatures are not within a few degrees of each other, recalculate using the calculated temperature as the initial estimate.



#### **APPLICATION INFORMATION**

#### logic inputs and outputs

The serial interface consists of the DATA, CLOCK, and LATCH leads. The data is clocked in on the positive edge of the clock (see Figure 2). The 11-bit (D0–D10) serial data word is loaded during the positive edge of the latch signal. The positive edge of the latch signal should occur before the next positive edge of the clock occurs.

The serial interface of the device is compatible with serial-interface PCMCIA controllers.

An overcurrent output  $(\overline{OC})$  is provided to indicate an overcurrent or overtemperature condition in any of the xVCC and xVPP outputs as previously discussed.

#### SNP1x21, SNP2x31, SNP2x41, and SNP2x61 control logic

#### **xVPP**

	AVPP (	CONTROL SIG	SNALS	OUTPUT		OUTPUT			
D8 (SHDN)	D0	D1	D9	V_AVPP	D8 (SHDN)	D4	D5	D10	V_BVPP
1	0	0	Х	0 V	1	0	0	Х	0 V
1	0	1	0	3.3 V	1	0	1	0	3.3 V
1	0	1	1	5 V	1	0	1	1	5 V
1	1	0	Х	12 V <sup>†</sup>	1	1	0	Х	12 V <sup>†</sup>
1	1	1	Х	Hi-Z	1	1	1	Х	Hi-Z
0	Х	Х	Х	Hi-Z	0	Х	Х	Х	Hi-Z

<sup>†</sup> The output V\_xVPP is Hi-Z for SNP2x31.

#### **xVCC**


	AVCC CONTROL SIGNALS		ОИТРИТ	BVC	ОИТРИТ			
D8 (SHDN)	D3	D2	V_AVCC	D8 (SHDN)	D6	D7	V_BVCC	
1	0	0	0 V	1	0	0	0 V	
1	0	1	3.3 V	1	0	1	3.3 V	
1	1	0	5 V	1	1	0	5 V	
1	1	1	0 V	1	1	1	0 V	
0	Х	Х	Hi-Z	0	Х	Х	Hi-Z	



#### **APPLICATION INFORMATION**

#### **ESD** protections (see Figure 35)

All inputs and outputs of these devices incorporate ESD-protection circuitry designed to withstand a 2-kV human-body-model discharge as defined in MIL-STD-883C, Method 3015. The xVCC and xVPP outputs can be exposed to potentially higher discharges from the external environment through the PC Card connector. Bypassing the outputs with 0.1-µF capacitors protects the devices from discharges up to 10 kV.



<sup>†</sup> Maximum recommended output capacitance for xVCC is 220  $\mu$ F including card capacitance, and for xVPP is 10  $\mu$ F, without  $\overline{OC}$  glitch when switches are powered on.

Figure 35. Detailed Interconnections and Capacitor Recommendations




#### **APPLICATION INFORMATION**

#### 12-V flash memory supply

The TPS6734 is a fixed 12-V output boost converter capable of delivering 120 mA from inputs as low as 2.7 V. The device is pin-for-pin compatible with the MAX734 regulator and offers the following advantages: lower supply current, wider operating input-voltage range, and higher output currents. As shown in Figure 36, the only external components required are: an inductor, a Schottky rectifier, an output filter capacitor, an input filter capacitor, and a small capacitor for loop compensation. The entire converter occupies less than 0.7 in  $^2$  of PCB space when implemented with surface-mount components. An enable input is provided to shut the converter down and reduce the supply current to 3  $\mu$ A when 12 V is not needed.

The TPS6734 is a 170-kHz current-mode PWM (pulse-width modulation) controller with an n-channel MOSFET power switch. Gate drive for the switch is derived from the 12-V output after start-up to minimize the die area needed to realize the  $0.7-\Omega$  MOSFET and improve efficiency at input voltages below 5 V. Soft start is accomplished with the addition of one small capacitor. A 1.22-V reference, pin 2 of TPS6734, is brought out for external use. For additional information, see the TPS6734 data sheet (SLVS127).



† Not on SNP2x41

NOTE A: The enable terminal can be tied to a general-purpose I/O terminal on the PCMCIA controller or tied high.

Figure 36. SNP2x41 and SNP2x61 with TPS6734 12-V, 120-mA Supply







ti.com 23-Apr-2005

#### **PACKAGING INFORMATION**

Or	derable Device	Status (1)	Package Type	Package Drawing		ckage Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SNF	P2X41APWPRG4	PREVIEW	HTSSOP	PWP	24 2	2000	TBD	CU NIPDAU	Level-1-220C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated